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Abstract 
Robson, J.M., An 0( T log T) reduction from RAM computations to satisfiability (NJte), Theoreti- 
cal Computer Science 82 (1991) 141-149. 
A new method is given for obtaining a boolean expression whose satisfiabihty is equivalent to 
the existence of an accepting computation of some nondeterministic machine. Although starting 
from random access machines, this method gives an expression of the same 0( T log T) length 
as the best reduction from general Turing machines. 
1. Introduction 
Cook’s theorem on the NP-completeness of satisfiability shows that from a 
nondeterministic Turing machine with run time bounded by T(n) on inputs of 
length n, and a given input I of length n, it is easy to construct a CNF expression 
which is satisfiable if and only if the machine has a computation which accpts I. 
In a recent variation on the proof [3], Cook has shown that the length of the CN 
expression (measured as the number of literal occurrences) can be reduced to 
O( T( n) log T(n)). This paper shows the same result for nondeterministic random 
access machines. Since the fastest known simulation of a ran 
by a nondeterministic Turing machine [5] increases t
log T, this new result better by a factor of log T(ro) than could now be obtahe 
as a corollary of Coo 
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As is normal in the discussion of time complexity of random access machines, 
time is measured according to the logarithmic cost criterion and the machines do 
not have multiplication and division instructions. Some studies allow the machines 
to have shift instructions which perform multiplication and division by powers of 
3; although this paper does not discuss such instructions, its methods could trivially 
be extended to allow them. 
In Section 2 some restrictions on the normal random access machine model will 
be introduced and it will be argued that these restrictions increase the time and 
space complexity by only a constant factor (for nondeterministic machines at least). 
Section 3 will prove the main theorem for these restricted machines. 
2. The machine model 
The basic machine model is that given in [I] except that the multiplication, 
division and write instructions have been omitted and a nondeterministic jump 
added. It is assumed that acceptance of the input is indicated, for instance, by 
halting with 0 in the accumulator (register 0), so that write instructions are not 
needed. Thus the instruction set is: 
LOAD 
STORE 
ADD 
SUB 
READ 
JUMP 
JGTZ 
JZERO 
JMAYBE 
Walt 
(operand) 
(operand) 
(operand) 
{operand) 
(operand) 
(label) 
(label) 
(label) 
(label) 
accumulator := operand 
operand := accumulator 
accumulator := accumulator + operand 
accumulator := accumulator - operand 
operand := input symbol 
jump if accumulator positive 
jump if accumulator zero 
non-deterministically jump or not 
An (operand) may specify the actual operand as a literal (except for READ or 
STORE), a direct address or an indirect address. The time of any instruction is 
taken, according to the logarithmic cost criterion, as the maximum of the lengths 
of the addresses and the operands used by the instruction, where the length of a 
(positive) integer n (denoted by length(n)) is [log, n + 11 and the length of 0 is 1; 
the machine does not need to handle negative integers. The space used by a 
compsrstion will be reckoned by the most liberal possible logarithmic cost criterion, 
namely the maximum over time of the sum over all1 registers with non-zero contents 
of the register value’s length. The results proved for this space criterion (Lemma 2 
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of Section 3 and the main theorem of Section 3.5) hold a fortiori for the space 
criterion of the sum over registers UM! of the maximum over time of the length of 
the contents. For simplicity it is assumed that the values read by the READ instruction 
are integers representing symbols from an alphabet, that is, that there is a bound 
on their size. This assumption could easily be removed. 
The proof of the main theorem will use a nonstandard machine model and space 
complexity definition with a number of variations from this basic one, namely: 
(i) The only form of indirect addressing used is indirection via register 1, that 
is register 1 is used as an “‘indirection register”. 
(ii) The measure of S, the space used by a computation is simply the largest 
address used. 
(iii) No register ever holds a value greater than S. 
(iv) The machine pauses before and after each instruction so that an instruction 
with time in the range 2’+ 1 to 2i+’ starts at a time t which is a multiple of 2i+’ and 
no other instruction starts in the interval ? to t + Zi+l - 1. (Any such interval, from 
t to t+2’- 1 with t a multiple of 2j will be referred to as “the interval [t, j]“.) 
Lemma I. Ij a language is recognized in time T(n) and space S(n) by a (possibly 
nondeterministic) random access machine, then it is recognized in tkie O( T(n )) and 
space O(S( n )) by another nondeterministic random access rxachine subject o variations 
(i) to (iv). 
Proof. We deal with restrictions (i) to (iv) in order: 
(i) For indirect addlessing via register i, copy register i to register 1 and perform 
indirect addressing via register 1. This requires that the program be first modified 
so that it does not use register 1; this can be achieved, without more than a linear 
increase in time or space by adding 1 to all non-zero addresses. 
(ii) To avoid the use of large addresses, instead of storing a value at a large 
address (M(n)), store a (value, address) pair in the range S(n)+ 1 to W(n); 
accessing one of these to find the value stored at a given address is easy given 
nondeterminism: simply guess the location of the required pair and check that the 
address is correct; in order to be able to verify that there is no pair with a given 
address (e.g., to load a zero value from an unused location), the pairs should be 
linked into ordered lists of pairs whose addresses have the same length: then checking 
for two linked pairs with address paits respectively <A and > A verifies that there 
is no pair with a given address A, at a cost of 0( length( A)); the head of the list of 
a given length must contain the minimum integer of that length to enable checking 
that the correct list is being used. There cannot be as many as S(n) lists since no 
address greater than 2’(” ’ can be used. Thus the total space for all the lists is less 
than 4S( n) (2S( n) for the elements plus 2S(n) for the list heads). 
(iii) Once no large addresses are being used, integers larger than the largest 
address used can be represented by linked lists of digits to a suitable base greater 
than that largest address. Space for these lists can certainly be found in the range 
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5S( n) + 1 to 6S(n). Arithmetic operations can still be carried out in time linear in 
the number of bits in the operands. 
(iv) The delays cannot increase the time for a computation by as much as a factor 
of 3 since the delay required before and after each instruction is less tha 
time for the instruction. Cl 
One minor detail is worth noting about this proof. It appears to require frequent 
comparisons of values and addresses with the original S(n) and with t 
used for the representation of large integers. But such comparisons woul4 increase 
the time taken for operations on values much smaller than S(n) by more than a 
linear factor. Accordingly we create a table of those numbers of the form 2*’ less 
than S(n) and compare values with elements of this table in order until one is found 
which is greater. By exploiting nondeterminism this could have been done in an 
even simpler fashion. 
Lemma 2. If a nondeterministic random access machine subject to variations (i) to 
(iv) runs within time and space bounds T and S respectively, then from an input I of 
length n it is possible to construct, within polynomial time, a CNF expression of length 
0( T(n)( log n + log S(n))) which is satisfiable if and only if the machine accepts I. 
roof. As in the various proofs of Cook’s theorem, a variety of boolean variables 
will be introduced with an intended interpretation of them as a representation of a 
computation. The CNF expression will express the facts that the variables are 
internally consistent, that the computation represented oes have I as input and 
that it does finally accept. Firstly we introduce variables and clauses which com- 
pletely describe the internal working of the processor of the RAM, the state of its 
accumulator and indirection register and its communications with the input and 
random access store. Later we will need extra variables to express the conditions 
that the communications with the input and store are consistent. 
3.1. The basic variables 
There are 0( T(n) log S(n)) variables describing the working of the processor: 
AO[t, j] and Al[t,j] for 0~ I’ *G T(n) and 0 GJ G length( S( n)): bits representing 
the contents of the accumulator and indirection register at each time step. 
PC[t, j] for 0 s s T(n) and 0~ j s log2(programlength): bits representing the t 
ram counter at each time step. 
T[ t, j] and CONT[ t, j] for each 0 s j < log2 length( S( n)) and each t a multiple 
of 2’ less than or equal to T(n): INST will be true if there is an instruction which 
“occupies” the interval [t, j], s, it starts at t and takes time in the range 
2jmi + 1 to 2’; CONT (short for Tains) will be true if any instruction occupies 
some proper subinterval of the same interval. 
ese variables are alrea express all the necessary condicio 
t A0 changes c-09 restly o cution of a READ, LO 
edious details 
( T(n) log S(n)) var ks representing the communicatro Ptween 
dom access store. They constitute a recor r each interval 
consisting of 
whether an instruction occupying the interval L a 
value from the random access memory (including opera ds for arithmetic o~erat~~~~~s 
as well as LOAD instructions), STORES (including storing a symbol in a ZA 
instruction) a value to it, or does neither. 
(b) an address showing the store address involved in any LOAD or STORE; 
(c) a value showing the value LOADed or STOREed, if any. 
On the assumption tbnt these new variables correctly describe the behaviour of 
the store, they are sufficient to check that A0 does change correctly on all instructions 
(except READS with operand = 0). For instance, on an indirect LOAD instruction, 
the record must be exactly (LOAD, Al before instruction, A0 after instruction). 
Again tedious details are omitted. All that remains, as far as the correctness of the 
store is concerned, is to check that every LOAD obtains the same value as the last 
one STOREd to the same address (or zero if there has been no STORE). The clue 
to checking this is to perform a stable sort of the records by address. This will be 
described in detail in Section 3.3. 
To represent he communication between the processor and the input, there are 
O(1) variables for each possible time t representing whether a value was read by 
an instruction starting at time t and, if so, what value was read. Thus there are 
O( T(n)) variables in all. Clauses to check tha: these correspond to the processor 
and store communication variables are straightforward. Checking that the values 
apparently read are the required input I requires compacting them into O( 1 II> 
variables and is dealt with in Section 3.4. 
3.2. Nondeterministic stable sorting 
The expression to check store consistency to be described in Section 3.3 will 
depend on subexpressions checking that certain lists of records are obtained by a 
stable sort on other lists of records. A succinct subexpression to verify such facts 
is given by the following lemma. 
Sublemma. Given two lists Ll and L2, each consisting of n records each of length 1, 
with a field k, there is a CNF expression of length (n(l+log n) log n) which is 
satisfiable if and only if L2 is obtained by Q stable sort of L1 on key k. Moreover, the 
exp +ssion is computable in time polynomial in nl. 
roof. We use [4, Lemma 2 
construct an expression whit 
whi& verifies that L2 is obtained by permuting Ll. It is easy to add clauses ensuring 
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that L2 is ordered. Duplicate elements in LI are dealt with by adding to record 
number i hn tl another field containing the value i. This new field is treated as a 
subsidiary key in testing that L2 is sorted, thus ensuring that the sort is stable. The 
augmented records have length I + log n, giving a list length of rz(l+ log n) so that 
the expression length is as stated. q 
PMe that this construction is much simpler than using the deterministic sorting 
nptworks of [2] and is easily carried out in polynomial time. 
3.3. Checking store consistency 
The records representing store accesses could be checked for consistency by 
performing a stable sort (with the address as the key) and checking adjacent records 
in the sorted list for consistency (it is sufficient to check that a LOAD has value 
zero if its address is different from the previous record and otherwise has the same 
value as the previous record). Since the expression given by the sublemma has 
length depending on the upper bound on the lengths of the records, it can be, in a 
sense, “inefficient” to sort lists where some elements can be much longer than the 
average. Accordingly we divide the store notionally into “sections” and have separate 
variables and sorting checkers for each section. There will be one section for each 
j up to 
[log, Zength( S  n)) 1 
which will hold values for any locations (other than 0 and 1) such that both address 
and location are less than or equal to 2” and at least one of them is greater than 
22’4. This means that two or more sections may contain STORE records for the 
same address. To ensure that each LOAD record is checked against the correct 
STORE record, namely the most recent. we ensure that each storing instruction 
must cancel the previously valid LOAD record for its address. To do this it generates 
not only a STORE record but also a preceding CANCEL record for the same adldress 
and this CANCEL record contains a value field and is checked like a LOAD record. 
A LOAD record found following a CANCEL record (without an intervening STORE 
record) wil! result in the whoie boolean expression being false. 
There still remains a problem that for small j the extra log T bits added to the 
record to ensure stability would be too much. Accordingly we add extra records 
which constitute “snapshots” of sections of the store at various times. In more 
detail, for each j section, there are 0( 1 T(n)/ (2’) J ) records of length O(2j) detailing 
potential store accesses relating to the section (since any instruction which generates 
a record for this section must have taken time greater than 2j-I). These records are 
now considered to constitute “groups” of 2*’ consecutive records (except for the 
last group which may be smaller). To each group are added up to 2” extra records 
(one for each address of an appropriate length) with a new “type” “INITIAL” and 
a similar number with type “FINAL”. (These new records constitute the “snapshots” 
of he store before and after the time represented by the group.) Consistency between 
An O( Tlog T) redurtion from RAM computations to satisjiahilit~ 147 
groups is ensured by clauses checking that the INITIAL records of one group are 
the same as the FINAL records of the previous group and that every address has 
an INITIAL value of zero in th; first group of its appropriate section. Consistency 
within groups is ensured by using the sublemma to check that there is a list of 
records which is a stable sort of the list of all records from the group (the original 
LOAD, STORE and CANCEL records preceded by the INITIAL records and 
followed by the FINAL ones) such that every LOAD, CANCEL or FINAL record 
has the same value and address as the preceding record which must not be a 
CANCEL record. 
By the sublemma, the consistency checking clauses have a total length of 0(2”2’j) 
for each group, giving a total of 0( T(n)29 for all groups with the same j. Summing 
over all j from 0 to [log2 Zength( S( n)) 1 gives a grand total of 
o( T(n) length)) or Q( T(n) log S(n)). 
3.4. Checking cordtency with the input 
We have T( II) records each of which consists of a flag “READ” indicating whether 
a symbol was read from input at that time and a value which is the symbol read, 
if zny. The required consistency check is that the list obtained by omitting all records 
with READ false is the same as the list of input symbols. We divide the computation 
into [T(n)/ N 1 time slices of length M, where N is the smallest power of 2 not less 
than n. Thus for each such slice, we have an “original” list of N records which are 
supposed to hold the symbols read during the slice. We now introduce new variables 
representing another “compacted” list with the same format which is supposed to 
contain (in those elements with the READ flag true) the same values sorted into 
their correct position, that is, the symbol which was in position p in the input should 
be at position p in the compacted list. One set of clauses ensures that the values in 
the compacted list are the same as the ones in the original one, compacted and In 
the same order; another ensures that the union of the first i compacted lists occupies 
a consecutive set of locations starting at the first (for all i) and is the same as the 
input for i equal to [T(n)/ IV 1. 
Compacting the lists is done by log, N stages of combining sublists in pairs. _4t 
the start of the stage are two sublists, each of length 2’ - X obtained by combining 
2’-’ basic length-l sublists. Associated with each sublist are also three bits: (a) 
ANYREAD indicating whether it contains any elements with READ flag true and 
(b) a two-bit value MOVE indicating whether the elements are to remain in the 
same position in the combined list or to move to positions greater by 2’-’ or to 
move to positions greater by 2’ (this third possibility only existing for the second 
of the two sublists being combined). The two MOVE values for the two sublists 
establish a mapping from positions in each Df these two lists to the combined list; 
the compacting will be correct provided this mapping takes all elements with 
true into a contiguous set of elements in the co 
elements from the first sublist precede all those from the second. The two MOVE 
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fields define for each element in the shorter sublists an “image” in the combined 
list. 1n more detail, the conditions which ensure that the compacting is carried out 
correctly are 
(i) each ANYREAD is correctly synthesized from the READ or ANYREAD 
flags of the two sublists being combined. 
(ii) for any element with READ true, its image in the combined list has the same 
symbol and has READ true. 
(iii) any element in the combined list with READ true, is the image of exactly 
one element with READ true in one of the sublists. 
(iv) if an rziement in the combined list has READ true and is not preceded by 
an element with READ true, then either it is the image of an element of the 
first sublist of ANYREAD is false for the first sublist. 
These conditions ensure that the final combined list contains exactly the same 
READ records as the original and in the same order and compacted into a contiguous 
set of positions; the position of the first READ record is arbitrary in the range i OCR 
N depending on the MOVE variables. If, during the compacting process, the MOVE 
variables are chosen so that each element is always at its desired position modulo 
2’ after the ith stage, the pairs of sublists can always be combined in such a way 
that the resulting sublist is at the correct position modulo 2’? 
Finally to check that the compacted lists correspond to the correct input, we 
introduce, for each i up to [T(n)/ Nl, another set of variables identical in format 
to the compacted lists. Each of these must contain the union of the first i compacted 
list :. Calling the ith compacted list Ci and the ith “union” list Ui, it is sufficient to 
check the following conditions: 
(i) U, is the same as C,, 
(3 ui+l contains records with READ true in exactly those positions where Ui 
or C’i+l does, and with the same value, 
(iii) ui and Ci+l do not have two records with READ true in the same position, 
(iv) The elements in Ui with READ true are a contiguous set of elements of Ui 
starting at the first element, 
(v) Those elements of UFT(nj,Nl with READ true constitute the input 
Clearly each of these conditions can be expressed in CNF clauses whose total 
length is linear in the number of variables involved. This completes the proof of 
Lemma 2. III 
3.5. Conclusion 
. If a nondeterministic random access machine runs within logarithmic time 
and space bounds T and S resptictively, then there is a polynomial-time computabk 
function from inputs 1 to CNF boolean expressions such that (i) an input I is accepted 
by the machine if and only if the corresponding expression is satisfiable and (ii) the 
number o~Yitera1 occurrences in the expression is 
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roof. An immediate conclusion from Lemmas 1 and 2. Cl 
The number of literal occurrences in the theorem is O( T(( II) log T( III)) 
I) 2 WI) and WI) a III* 
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